. 25
• -1-
UCRL-10009

I. INTRODUCTION
A greater overall gain-bandwidth product for multistage amplifiers is realizable through a de sign procedure that characterizes the tot.al amplifier rather than characterizing each stage separately. The de sign entails picturing the several stages of the amplifier as an integral unit and adjusting the individual time constants to obtain the desired overall response.
The increase in gain-bandwidth product will be shown to result from the absence of the bandwidth shrinkage factor in the calculation. Here the bandwidth shrinkage factor is the ratio of overall amplifier bandwidth to the interstage bandwidth of an iteratively designed amplifier. It is given by l 1/N .2 (2 . -1) , where N is the number of cascaded stages. Absence of the shrinkage factor is owing to an integral-unit design philosophy, rather than an iterative (i.e., identical-stages-cascaded) design. It would seem that the convenience of designing one stage and then cascading costs the designer a fraction of the attainable gain-bandwidth product of the multistage amplifier.
The integral-unit philosophy is applied here to the design of both two-and three -transistor amplifiers utilizing shunt-peaked inter stage networks. where P = jw, and H is a constant.
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It is possible to factor the denominator polynomial into its two roots and set one of the factors equal to the numerator term P + z, yielding:
= P+C Now suppose that two such interstages are connected 1n series. The current gain would be If we let the first term be factored as before to yield
This current-gain expression shows that the bandwidth is determined only by the second interstage, and the gain by both interstage networks. The two roots of the denominator polynomial may be varied to obtain the shape of response desired, maximally flat magnitude, linear phase, and other results. Table I . or low-frequency current gain of a common emitter stage when the load is a short circuit. wf3 = frequency at which the common emitter cu.rrent gain has dropped 3 db from [3 0
, with a short-circuit load. In terms of the circuit parameters, we have H = wt( 1)
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In the case of the three -stage amplifier we have
( 13) and we have -6 ~. 
( 1 7) ( 18)
-7..,
We also have
Generalizing, for n stages we apply the formula
III. ANALYSIS OF ITERATIVE DESIGN
The gain and bandwidth of an iteratively designed amplifier may be derived as follows.
Where the typical inter stage gain is
and
For n stages cascaded we have . .
al~(p!por
( 2 7) -8- ( 30), it is,seen that the gain of ann-transistor amplifier designed by the integral unit method is S-n times the gain of the iteratively designed one, where both amplifiers have the same overall bandwidth, and where Sis the shrinkage factor calculated for n cascaded stages. Table II shows ..
-9-UCRL-10009 Table II ), which could result in the use of fewer transistors to realize the same gain·· bandwidth as an iteratively designed amplifier.
Some practical difficulty is encountered with the design because the paTameters of the transistors are not accuqttely known nor uniform from unit to unit. This difficulty can be reduced by more conservative design techniques, and by such devices as the external emitter resistance used in the three -transistor amplifier design. The improvement in gain-bandwidth product realized by this design technique more than offsets these difficulties.
-13- The gain of a typical shunt-peaked interstage may be derived as follows, (see Fig. 3 ):
A. , as stated in Table I .
The condition for cancellation may be determined by dividing the denominator by the numerator to find: An alternative way to make this division is as follows: Now consider the case of two integral. stages, for which we can derive the gain as follows:
For cancellation we have
and (A-8)
The condition for maximally flat magnitude is
But we have • c·
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We now consider the case of three stages, for which we derive the gain as follows:
For cancellation we have:
w@ (2) [~oRE+ rj,] 
